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Introduction
The Ring Interface discussed in this thesis was designed to connect to
a byte parallel host on the one side and a bit serial repeater on the other.
The repeater must connect directly to the inbound ring cable, receive the
signal, recover clocking information, and pass on reshaped (and possibly
retimed) data to the outbound cable. To design the repeater, then, one
must know what type of cable is to be used, what transmission distances
are required (and consider such effects as "pulse jitter"), what type of
driver/receivers are to be used, and what transmission speed is to be used.
The repeater was separated from the ring interface so that these questions
could be defered until the speed capability of the RI was known, and to
further modularize the ring design and allow insertion of a repeater (without
RI) in long cable runs.
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Figure 1. Repeater Block Diagram
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Only a single high speed bitstream is transmitted in this self-clocking
ring system. This would suggest the use of single wire, coaxial cable, or
twisted pair transmission lines. Single wire lines have extreme suscepti-
bility to coupled noise and problems with differing ground potentials.
Coaxial lines have very good noise characteristics if very good grounds
can be found for the shield, otherwise ground loop currents can develop
and reduce noise margins considerably. The twisted pair line appears the
best solution to the noise problem. It is a balanced line which can be
driven differentially ; in other words the voltage (or current) on one line
is not of primary importance, but rather it is the difference between the
voltages (or currents) which determines a one or zero bit.
The combination of twisted pair cable and differential line drivers
yields a high immunity to that noise which affects each cable equally
("common mode noise"). The only problem encountered involves common mode
noise which is at a very high potential with respect to ground at the
receiving end. Such noise (say greater than +_ 15 volts) would drive most
semiconductor receivers out of their operating range and cause data
misinterpretation and/or destruction of the receiver. For this reason,
the use of twisted pair cable with a 100% foil shield is recommended.
Shielded twisted-pair cables are available from several manufacturers.
The following look very promising:
Belden 8761
Columbia 02514
Note that these are listed as "audio" grade cables. The smaller "instrument-
ation" grade cables such as Belden 8451 are easier to work with, but more
expensive and display higher capacitance per unit length. The cable, being
basically a R/C network, shows a unique rise time for a given length and
type cable and particular driver characteristics. This means that as pulses
get smaller and smaller (higher frequency data) they will become more and
more rounded due to rise and fall times until they disappear altogether.
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Adjacent bits may also interfere with each other causing a phenomenon known
as "intersymbol interference" or "pulse jitter."
Thus the cable acts as a low pass filter. To avoid serious problems
a rule of thumb is to restrict the data rate and/or cable runs to the point
where the duration of the smallest pulse is at least four times the 90%
rise time of the cable. In experiments with 1000' lengths of the cable
recommended above and representative drivers, rise times on the order of
1 microsecond were measured. This would suggest frequencies giving bits
of 4 microsecond duration, or 250,000 bits per second. (This vrauld allow
125,000 bps data rate on the ring since data bits are encoded two-for-one.
)
See the Fairchild reference at the end of this discussion for an
excellent presentation of transmission cables, data rates, and simple
measurement techniques.
Differential Line Drivers and Receivers
Integrated Circuit line drivers and receivers are available from
several sources including National, Fairchild, and Signetics. The National
8830/8820 (or 7830/7820) drivers and receivers have been used successfully
in experiments at NPS. The receiver (8820) accepts twisted pair inputs and
provides a TTL output to interface with standard logic circuits. The driver
(8830) accepts a TTL input and transmits into twisted pair cable. See
National data sheets for details on these devices.
Recent advances in optoelectronics have produced optically isolated
receivers with nearly total immunity to common-mode noise. Early opto-
isolators were restricted to lower data rates, but recent models (see
Hewlett-Packard reference) are capable of megahertz speeds and are
relatively inexpensive (five dollars) . Opto-isolator receivers are
compatible with the National differential drivers. Such a combination
should produce a virtually noise-immune system.
Bypass Relays
The purpose of the bypass relays is to simply switch the repeater
"physically" out of the ring in case of power failure or during repeater
maintenance. Note that switching out a repeater increases the effective
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cable length between two repeaters and thus effects the cable rise time
causing increased pulse jitter. This must be considered when planning cable
runs and placement of repeaters.
One-Bit Delay
The one-bit delay is a single flip-flop driven at the recovered-clock
rate and serves to re-time the received signal before retransmission.
Output Multiplexer
A two-to-one multiplexor is used to route data from the delay flip-flop
to the ring or from the Ring Interface to the ring. The multiplexed path
is controlled by the connect/disconnect line from the RI . Note that the
RI is designed to "listen" to passing data, watching for a CTL token, before
entering the ring (switching the multiplexer to "connect"). Thus the ring-
data-in line is always valid (when the repeater is not bypassed) and is
derived from the output of the delay flip-flop.
Crystal Clock







Figure 2. Simple Crystal Clock
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Such a clock is quite stable and is as inexpensive as circuits using one-
shot multivibrators. With proper division (using TTL flip-flops or
counters) it could be used to clock the microcontroller, provide the data
transmission frequency for the RI, and provide a reference for digital
phase-locking in the clock recovery circuit.
Consider three uses of an inexpensive 3.58 Mhz "TV" crystal:
(1) For microcontroller clock: Divide-by- four gives approximately
.9 Mhz or 1.1 usee per cycle which is the maximum rate for the
controller.
(2) For RI transmit clock: Divide by 16 gives 224 Khz or 4.5 usee
per cycle. This is the signal for the RI to transmit a bit and
corresponds to a user data rate of 112 Kbs or 9 usee per bit.
(Note that this complies with the frequency limit discussed for
the cable.
(3) For recovered clock reference: See next section.
Note the important relationship between (1) and (2) above. The micro-
controller can execute only eight instructions between successive user
data bits (again, there are two ring bits per "user" bit) . This is just
enough time to check a couple of conditions and set a flag or two. The
ring data rate must be decreased, or the controller speed increased
(requiring faster program memory) if more processing is ever required
between two adjacent bits.
Clock Recovery Circuitry
The bitstream retrieved from the ring is self-clocking in that
frequent one- zero (and zero-one) transitions are guaranteed during
messages. Clock pulses can be regenerated at these transitions. Data








During receipt of tokens (CTL, SOM, EOM) up to three bit periods may pass
with no transitions; the clock recovery circuitry must have sufficient
"inertia" to continue with minimal frequency drift during these periods.
It is also desirable to recover the clock at a frequency which is the
long-term average of the incoming frequency since (1) individual incoming
bits may be time distorted and (2) data will be retransmitted at the
recovered frequency thus re-timing individual bits (correcting pulse jitter)
.
If an attempt is made to recover the clock at a long-term frequency
even slightly different from the incoming rate, an overrun condition
(either bit not available for transmission when needed, or bit lo9t when
next bit arrives before previous is transmitted) is guaranteed after a
finite number of bits.
The problem being presented here is one of phase- locking a local
clock to an input frequency. Linear phase locking techniques may be
applicable (and have been briefly considered) but seem to have a disadvantage
in terms of the time required to acquire phase-lock. To explain, each
node (RI) has a distinct transmit clock phase and frequency, thus two
adjacent messages on the ring may require clock recovery at different
phase and frequency. A linear phase locked loop, in phase with message
i, could time distort message i+1 while trying to lock-on; subsequent
repeaters could further time-distort until data is lost (probably the SOM)
.
Some analytical modeling of this situation would be desirable.
Two paths of solution appear open. The first involves assigning
phase-locking responsibility to one node (this assignment may be temporary)
,
while the second requires investigation of digital phase-locking methods.
The former would pose a threat to reliability unless timing authority
migrated around the ring, but it has not been thoroughly investigated.
The latter will be discussed below.
Figure 3 shows a digital phase control circuit adapted from Bennet
and Davey (see references) . This circuit recovers clocking information
from the incoming data stream. The incoming data frequency should
easily be within one percent of our local crystal generated frequency

























Figure 3. Digital Clock Recovery
display a phase shift of no more than 3.6 degrees (one percent of 360
degrees) with respect to the local clock. The circuit attempts to phase
lock to the incoming data by deleting or adding a pulse as required to
the 16-to-l counter. This frequency change causes a phase shift of about
22 degrees (1/16 of 360) . Thus the circuit maintains lock in quantum
jumps of 22 degrees. Finer jumps could be attained (for a given data
rate) using a faster crystal clock and higher degree of division (32 to
1, for example)
.
When message i+1 arrives, significantly out of phase with message i
(and thus with the recovered clock)
/
we would like to immediately "snap"
into phase lock and track from there; that is the function of the "out
of bounds" line from the phase detection circuitry.
The phase detection circuitry must compare incoming data transitions
with the recovered clock and then decide to
(1) do nothing if phases are close enough;
(2) retard the recovered clock by setting the "early" latch if recovered
pulse leads a transition;




or (4) snap into phase by resetting the counter if an "out of bounds"
threshold (say, 90 degrees) is exceeded.
A phase detector could be designed around one-shot multivibrators.
This mechanism should provide a clock following the long term average
of the input frequency, but having the added ability to lock instantly to
a new message's phase.
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